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Abstract 
Recently the integrated modular avionics (IMA) architecture which introduces the concept of resource partitions becomes 
popular as an alternative to the traditional federated architecture. This study investigates the problem of designing hierarchical 
scheduling for IMA systems. The proposed scheduler model enables strong temporal partitioning, so that multiple hard real-time 
applications can be easily integrated into an uniprocessor platform. This paper derives the mathematic relationships among parti-
tion cycle, partition capacity and schedulability under the real-time condition, and then proposes an algorithm for optimizing 
partition parameters. Real-time tasks with arbitrary deadlines are considered for generality. To further improve the basic algo-
rithm and reduce the energy consumption for embedded systems in aircraft, a power optimization approach is also proposed by 
exploiting the slack time. Experimental results show that the designed system can guarantee the hard real-time requirement and 
reduce the power consumption by at least 14%. 
Keywords: system integration; IMA; real-time systems; hierarchical scheduling; power optimization; schedulability analysis 
1. Introduction1 
With the rapid development of electrical and com-
puter engineering, integration and modularization be-
come the trend of modern avionics systems [1]. In re-
cent years, the integrated modular avionics (IMA) ar-
chitecture has been introduced as an alternative to the 
traditional federated architecture. In federated systems, 
each sub-system is self-contained by using dedicated 
computing, I/O and communication resources [2]. With 
the increasing complexity of functions, units and soft-
ware components, the federated architecture becomes 
inappropriate for the design of large-scale avionics 
systems. The IMA architecture is able to improve the 
capability and reliability of the system while simplify-
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ing the development and certification of avionics soft-
ware and hardware. It has been applied in many newly 
developed aircraft in both commercial and military 
areas, including Boeing 777, Airbus A380 and US Air 
Force F-22 [3]. 
Under the IMA architecture, applications composed 
of cooperating tasks are assigned to partitions and inte-
grated to a standard computing platform. By enforcing 
temporal and spatial boundaries to the partitions, IMA 
systems can provide both predictability and reliability. 
The temporal boundary implies that each partition is 
guaranteed a pre-allocated time window which will be 
used exclusively by its hosting applications. On the 
other hand, the spatial boundary dictates that tasks run-
ning in one partition cannot access resources, such as 
memory and I/O services, in other partitions. As a re-
sult, the IMA architecture enables applications to be 
developed independently in a component oriented 
manner and integrated whenever necessary. 
In ARINC 653 [4], a hierarchical scheduling model is 
introduced for resource partitioning and task schedul-
ing in IMA systems. In this model, a global scheduler is 
Open access under CC BY-NC-ND license.
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used to select partitions cyclically and the selected par-
tition uses its local scheduler to schedule tasks within 
the assigned time slots. However, the standard does not 
dictate how to design the hierarchical scheduler.  
In the context of hierarchical scheduling, several 
models have been proposed in the similar fashion as in 
ARINC 653. Deng and Liu [5] proposed a two-level 
hierarchical scheduling scheme for the open system 
architecture and used earliest deadline first (EDF) as 
the global scheduler. They considered partitions as 
servers, and presented a sufficient condition for sched-
ulability with the assigned server parameters. But how 
to determine these parameters for the given applica-
tions was not discussed. Lipari and Bini [6] considered 
applications in periodic servers and used the fixed pri-
ority local scheduler. The method for server design was 
addressed, but it was not optimal for multiple servers. 
He, et al. [7] introduced a more efficient schedulability 
analysis for hierarchical scheduling by utilizing the 
response time analysis (RTA) [8], and proposed an algo-
rithm for finding optimal parameter settings with mul-
tiple partitions. Davis and Burns [9] investigated the 
server parameter selection for hierarchical systems us-
ing the fixed priority for both global and local schedul-
ers. All the work considered only periodic real-time 
task model with constrained deadline, i.e., the relative 
deadline is no more than the period. And they did not 
consider the energy optimization for embedded systems. 
We study the design issue on the hierarchical 
scheduling for IMA systems. The proposed model 
enables strong temporal partitioning, i.e., each partition 
with accommodated tasks can only be scheduled within 
the assigned time window. We assume that tasks have 
arbitrary deadlines, which increases the generality. 
Since the power consumption is critical for embedded 
systems in aircraft, we also propose an energy 
optimization mechanism based on the hierarchical 
scheduling architecture as an improvement.  
2. Hierarchical Scheduling Model 
Because of the fast increase of processor speeds, it 
becomes possible to concurrently run several hard 
real-time applications composed of cooperating tasks in 
a fast uniprocessor embedded platform in order to re-
duce costs. The hierarchical scheduling scheme pro-
vides an easy way to integrate legacy applications into 
one system and keep each application as it is.  
Consider a uniprocessor system is composed of K 
partitions Pk (1≤k≤K), each of which accommodates 
one application. As shown in Fig. 1, partitions are acti-
vated by the global scheduler with the weighted 
round-robin (WRR) scheduling. And the tasks are 
scheduled with pre-emptive fixed priority (FP) sched-
uling when the assigned partition is switched on. We 
call it a WRR-FP scheduling scheme. 
The partition Pk will be scheduled periodically with 
the partition cycle TRL, and last for an interval ηk TRL, 
where ηk is called the partition capacity. 
 
Fig. 1  WRR-FP hierarchical scheduling architecture. 
Each partition includes a set of nk hard real-time 
tasks Γk ={τk,i |1≤i≤nk}. The task τk,i can be character-
ized by a triple (Ck,i, Tk,i, Dk,i), where Ck,i is the worst 
case execution time (WCET), Tk,i the execution period 
and Dk,i the relative deadline. We relieve the restriction 
to accommodate tasks to have arbitrary deadlines, 
which means we allow Dk,i > Tk,i. Uk,i denotes the utili-
zation of τk,i, and represents the ratio Dk,i/Tk,i. Since the 
local scheduler uses the FP scheduling, there is a 
unique priority associated with each task. Without loss 
of generality, we assume that the tasks are indexed in 
decreasing order of priority, i.e., τk,i has a higher prior-
ity than τk,j if i < j. We ignore the scheduling overhead 
which in general is small. 
3. System Design Approach 
3.1. Analysis of hierarchical scheduler 
In hard real-time systems, tasks should always com-
plete within their deadlines. For the traditional FP 
scheduling, Bini, et al. [10] presented a response time 
upper bound for tasks with arbitrary deadlines: 
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where Bi is the blocking time caused by competing for 
resources. 
Lemma 1  With the WRR-FP hierarchical schedul-
ing, the worst case response time of τk,i is bounded by 
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Proof  In the case of the WRR-FP hierarchical 
scheduling, the task τk,i can only be executed during the 
available time of the given partition. The delay caused 
by executing other partitions can be treated as the 
blocking time, and the hierarchical scheduling will de-
generate to a FP scheduling. Within each partition cy-
cle, the block caused by other partitions is TRL(1- ηk). 
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Therefore, the maximum total blocking time before the 
task finishes can be calculated as 
      ub, , RL RL/ (1 )k i k i kB R T T η⎡ ⎤= −⎢ ⎥           (3) 
Finally Eq. (2) can be derived by substituting Eq. (3) 
into Eq. (1).  
Notice that ub,k iR occurs on both sides of Eq. (2), it can 
be found by iteration: 
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The iteration starts from ub, ,k i k iR C= , and proceeds 
until ub ub, ,( 1) ( )k i k iR r R r+ = . 
Lemma 1 allows to express a sufficient schedulabil-
ity condition for task τk,i with WRR-FP scheduling: 
ub
, ,k i k iR D≤                (5) 
Theorem 1  All the tasks in the partition Pk are 
schedulable with WRR-FP scheduling, if 
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the lower bound of the partition capacity for Pk. 
Proof  Suppose TRL can be infinitesimal, then 
   ub ub, RL , RL RL/ /    ( 0)k i k iR T R T T⎡ ⎤ = →⎢ ⎥       (7) 
Thus Eq. (2) can be simplified as 
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where ub,k iR can be derived as 
       ub, , , ,( ) /( )k i k i k i k k iR C Ω η Λ= + −       (9) 
If Eq. (6) holds, any task in Pk follows 
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Since Eq. (9) is a decreasing function of ηk, so 
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which means an arbitrary task τk,i in the partition Pk is 
schedulable with the WRR-FP scheduling.                
Theorem 2  If K>1, and if all the tasks in the sys-
tem are schedulable with WRR-FP scheduling, the par-
tition cycle is bounded by 
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Proof  Since all the tasks in the system are sched-
ulable, without loss of generality, we consider the first 
instance of task τk,i in the critical section and get 
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from which we derive the constraint for TRL: 
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Theorem 1 and Theorem 2 provide a lower bound 
for the partition capacity and an upper bound for the 
partition cycle separately. The results are useful to find 
optimal partition parameter settings. 
3.2.  Partition parameter optimization algorithm 
Based on the above analysis, we can derive an algo-
rithm to find the optimal partition parameters in a uni-
processor system.  
Figure 2 gives the pseudo code of our partition pa-
rameter optimization (PPO) algorithm.  
The objective of the PPO is to maximize the parti-
tion cycle, since larger TRL leads to less partition con-
text switch times in average in a time window. Firstly, 
the sum of lbkη for each partition will be calculated. If 
lb
1
1
K
k
k
η
=
≤∑ , according to Theorem 1, there is at least one 
set of partition parameters, so that all the tasks in the 
system can finish within their deadlines. Otherwise, the 
algorithm will return with an error. Then, the iteration 
starts from TRL= ubRL .T For each TRL, ηk starts from 
lb
kη  
and increases by the step of Δη, until all the tasks in the 
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corresponding partition meet their deadlines. The sum 
of partition capacities will be calculated to see if it is 
less than 1. If not, TRL will be decreased by ΔTRL to see 
if there exists a set of partition capacities so that the 
task set can be scheduled. 
Notice that smaller ΔTRL and Δη lead to better parti-
tion parameters, while more computation time. We 
need a tradeoff between time and performance. 
 
Fig. 2  Partition parameter optimizationalgorithm. 
4. Improvement with Power Optimization 
Airborne electronic devices run in the closed envi-
ronment and are powered by the limited fuel. It is im-
portant for embedded systems to reduce the power con-
sumption in aircraft. In this section, we study the power 
optimization problem to improve the hierarchical sche- 
duling architecture. 
We assume that the processor can change its voltage 
continuously and ignore the speed switching overhead 
which in general is small [11]. The proposed power opti-
mization approach (POA) extends the approach in 
Refs. [12]-[13] to the hierarchical scheduling systems, 
and combines two power optimization methods. One is 
to bring the processor to the power-down mode, so that 
the processor turns into an idle state with only certain 
parts (such as clock and timer circuits) on. The other is to 
dynamically change the clock frequency and the proc-
essing speed along with the supply voltage. This method 
is also called the dynamic voltage scaling (DVS) which 
is discussed in many previous works [14-19].  
In the approach, each partition scheduler maintains 
two queues: the run queue and the wait queue. The run 
queue holds active task instances which have released 
but not finished. They are ordered by priority. The wait 
queue holds task instances to be released in the next 
period and ordered by the release time. 
The algorithm is stimulated in two cases. In the first 
case, a task instance completes, and the run queue is 
empty. The algorithm turns off the processor till the 
first task instance in the wait queue is released. In the 
second case, a task instance is selected to be executed 
by the partition scheduler, and it is the last one in the 
run queue. The algorithm calculates the slack time, and 
slows down the clock frequency if the slack time value 
is positive.  
A case of slack time is shown in Fig. 3, where ta is 
the expected worst case finish time (assume the execu-
tion time is the worst case) of the last task instance in 
the run queue, tb the switch-out time of current parti-
tion, and tc the smaller one between the absolute dead-
line of current task instance and the release time of the 
first task instance in the wait queue.  
 
Fig. 3  A case of slack time. 
The general expression of the slack time can be cal-
culated as 
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where [x]+ = max(x,0). 
The clock frequency can be adjusted to 
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where ffull is the frequency of the processor with full 
speed.  
Since the POA only exploits the slack time, it will 
not violate the schedulability of the verified hierarchi-
cal scheduling. 
5. Experimental Results 
Two task sets in Table 1 are used as input to demon-
strate the proposed PPO algorithm. We try to assign a 
set of partition parameters so that all the tasks can be 
finished by their deadlines while maximizing the parti-
tion cycle. 
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Table 1  Task sets 
 Partition 1 Partition 2 
(3, 62, 50) (4, 68, 68) 
(9, 150, 120) (14, 125, 175) Tasks 
(24, 200, 300)  
 
As shown in Fig. 4, the minimum available partition 
capacity increases as TRL increases. The shadow area 
presents the working domain, where we can always 
find a set of available partition parameters. We get the 
“best” set of partition parameters at point A, where we 
get the maximum TRL=96 and the two partition capaci-
ties are η1= 0.57 and η2=0.43. 
 
Fig. 4  Selection of partition parameters. 
We compare the PPO with the balanced partitioning 
approach (BPA) [20] which assigns each partition with 
equivalent computation time. The real-time perform-
ance of the two approaches is evaluated by the re-
sponse time rate (RTR) which is defined as the ratio of 
the response time to the deadline for each task instance. 
A task is not schedulable if the RTR exceeds 100%.  
According to the proposed hierarchical scheduling 
model, we construct a discrete event simulation using 
C++.  
As shown in Fig. 5, the maximum response time rate 
is 94.6%, and all the tasks can be scheduled within 
their deadlines using the PPO. However, during the 
simulation time, seven task instances exceed their 
deadlines using BPA, as shown in Fig. 6. The proposed 
PPO is more efficient than the BPA on guaranteeing the 
real- time performance for the WRR-FP hierarchical 
scheduling. 
 
Fig. 5  RTR in the context of PPO. 
 
Fig. 6  RTR in the context of BPA. 
To verify the POA, we build a simulation system 
only considering the effect of scheduling for energy 
conservation. We use the same task sets in Table 1, and 
vary the best case execution time (BCET) from 10% to 
100% of the WCET. The actual execution time is as-
sumed to be a random variable following the uniform 
distribution. The result is shown in Fig. 7 after running 
the simulation for 1 000 times. The reduced power 
consumption increases as the BCET gets smaller, and 
achieves the largest value of 37% when the ratio of 
BCET/WCET is 10%. As the variation of task execu-
tion time increases, the algorithm gets more chance to 
work. The power consumption can be reduced by at 
least 14%. 
 
Fig. 7  Simulation result of POA. 
6. Conclusions 
While the IMA architecture has great advantages, it 
is quite challenging for system integrators to integrate 
partitions into the IMA architecture efficiently. In this 
paper, we present the partition parameter optimization 
algorithm for designing an optimal hierarchical sched-
uling system, which uses WRR as the global scheduler 
and pre-emptive FP as the local scheduler. A power 
optimization approach is also proposed to improve the 
performance of the hierarchical scheduler. It is capable 
of obtaining a set of partition parameters for given 
real-time tasks with arbitrary dead-lines and reducing 
the power consumption effectively. 
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